TI,TI公司,TI代理商
TI(德州仪器)| TI产品型号搜索
专营TI元器件,强大的现货交付能力,解决您的采购难题
全流程提供TI现货供应链服务
当前位置:TI公司 > > TI芯片 >> CDCU877A
CDCU877A技术文档下载:
CDCU877A技术文档产品手册下载
CDCU877A - 产品图解:
CDCU877A-用于 DDR2 SDRAM 应用领域的 1.8V 锁相环时钟驱动器
承诺原装正品
专营TI,真正优化您的供应链
TI产品 - CDCU877A介绍
CDCU877A - 用于 DDR2 SDRAM 应用领域的 1.8V 锁相环时钟驱动器

CDCU877A是TI公司的一款DDR2PLL产品,CDCU877A是用于 DDR2 SDRAM 应用领域的 1.8V 锁相环时钟驱动器,本页介绍了CDCU877A的产品说明、应用、特性等,并给出了与CDCU877A相关的TI元器件型号供参考。

CDCU877A - 用于 DDR2 SDRAM 应用领域的 1.8V 锁相环时钟驱动器 - DDR2PLL - 存储器接口时钟和寄存器 - TI公司(Texas Instruments,德州仪器)

产品描述

The CDCU877 is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock inputpair (CK, CK) to ten differential pairs of clock outputs (Yn, Yn) and to one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK, CK), the feedback clocks (FBIN, FBIN), the LVCMOS control pins (OE, OS), and the analog power input (AVDD). When OE is low, the clock outputs, except FBOUT/FBOUT, are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin that must be tied to GND or VDD. When OS is high, OE functions as previously described. When OS and OE are both low, OE has no affect on Y7/Y7, they are free running. When AVDD is grounded, the PLL is turned off and bypassed for test purposes.

When both clock inputs (CK, CK) are logic low, the device enters in a low power mode. An input logic detection circuit on the differential inputs, independent from input buffers, detects the logic low level and performs in a low power state where all outputs, the feedback, and the PLL are off. When the clock inputs transition from being logic low to being differential signals, the PLL turns back on, the inputs and the outputs are enabled, and the PLL obtains phase lock between the feedback clock pair (FBIN, FBIN) and the clock input pair (CK, CK) within the specified stabilization time.

The CDCU877 is able to track spread spectrum clocking (SSC) for reduced EMI. This device operates from -40°C to 85°C.

产品特性

  • 1.8-V Phase Lock Loop Clock Driver for Double Data Rate (DDR II) Applications
  • Spread Spectrum Clock Compatible
  • Operating Frequency: 10 MHz to 400 MHz
  • Low Current Consumption: <135 mA
  • Low Jitter (Cycle-Cycle): ±30 ps
  • Low Output Skew: 35 ps
  • Low Period Jitter: ±20 ps
  • Low Dynamic Phase Offset: ±15 ps
  • Low Static Phase Offset: ±50 ps
  • Distributes One Differential Clock Input toTen Differential Outputs
  • 52-Ball µBGA (MicroStar™ Junior BGA, 0,65-mm pitch) and 40-Pin MLF
  • External Feedback Pins (FBIN, FBIN) are Used to Synchronize the Outputs to the Input Clocks
  • Meets or Exceeds JESD82-8 PLL Standard for PC2-3200/4300
  • Fail-Safe Inputs

MicroStar is a trademark of Texas Instruments.

下面可能是您感兴趣的TI公司DDR2PLL元器件
  • WL1807MOD - WiLink 8 工业双频段 Combo,2x2 MIMO Wi-Fi 模块
  • LM3409-Q1 - 用于高功率 LED 驱动的 PFET 降压控制器
  • SN74HC02-Q1 - 汽车类四路 2 输入正或非门
  • LM8323 - 移动 I/O 配套支持 Keyscan、I/O 扩展、PWM 和 ACCESS.bus 主机接口
  • SN65HVD52 - 高输出全双工 RS 485 驱动器和接收器
  • MSP430F247 - 16 位超低功耗微控制器,具有 32KB 闪存、4KB RAM、12 位 ADC、2 个 USCI 和 HW 乘法器
  • CD54HC190 - 高速 CMOS 逻辑可预设的同步 4 位 BCD 码十进制加/减计数器
  • SN7425 - 双路 4 输入正或非门
  • ADS7862 - 双路 500kHz 12 位 2+2 通道同步采样模数转换器
  • SN75LBC173 - 四路低功耗差动线路接收器
  • 节约时间成本,提高采购效率,TI官网授权代理
    TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
    TI公司产品现货专家,订购TI公司产品不限最低起订量,TI产品大陆现货即时发货,香港库存3-5天发货,海外库存7-10天发货
    寻找全球TI代理商现货货源 - TI公司(德州仪器)电子元件在线订购