TI,TI公司,TI代理商
TI(德州仪器)| TI产品型号搜索
专营TI元器件,强大的现货交付能力,解决您的采购难题
全流程提供TI现货供应链服务
当前位置:TI公司 > > TI芯片 >> SN74ABT18502
SN74ABT18502技术文档下载:
SN74ABT18502技术文档产品手册下载
SN74ABT18502 - 产品图解:
SN74ABT18502-具有 18 位通用总线收发器的扫描测试设备
承诺原装正品
专营TI,真正优化您的供应链
TI产品 - SN74ABT18502介绍
SN74ABT18502 - 具有 18 位通用总线收发器的扫描测试设备

SN74ABT18502是TI公司的一款边界扫描(JTAG)逻辑产品,SN74ABT18502是具有 18 位通用总线收发器的扫描测试设备,本页介绍了SN74ABT18502的产品说明、应用、特性等,并给出了与SN74ABT18502相关的TI元器件型号供参考。

SN74ABT18502 - 具有 18 位通用总线收发器的扫描测试设备 - 边界扫描(JTAG)逻辑 - 特殊逻辑 - TI公司(Texas Instruments,德州仪器)

产品描述

The SN74ABT18502 scan test device with an 18-bit universal bus transceiver is a member of the Texas Instruments SCOPE™ testability IC family. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the four-wire test access port (TAP) interface.

In the normal mode, this device is an 18-bit universal bus transceiver that combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. The device can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE universal bus transceivers.

Data flow in each direction is controlled by output-enable (OEAB\ and OEBA\), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A-bus data is latched while CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low, A-bus data is stored on a low-to-high transition of CLKAB. When OEAB\ is low, the B outputs are active. When OEAB\ is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow but uses the OEBA\, LEBA, and CLKBA inputs.

In the test mode, the normal operation of the SCOPE universal bus transceivers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis (PSA) on data inputs and pseudorandom pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Additional flexibility is provided in the test mode through the use of two boundary-scan cells (BSCs) for each I/O pin. This allows independent test data to be captured and forced at either bus (A or B). A PSA/binary count up (PSA/COUNT) instruction is also included to ease the testing of memories and other circuits where a binary count addressing scheme is useful.

产品特性

  • Member of the Texas Instruments Widebus™ Family
  • UBT™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
  • Compatible With IEEE Std 1149.1-1990 (JTAG) Test Access Port (TAP) and Boundary-Scan Architecture
  • Includes D-Type Flip-Flops and Control Circuitry to Provide Multiplexed Transmission of Stored and Real-Time Data
  • Two Boundary-Scan Cells (BSCs) Per I/O for Greater Flexibility
  • SCOPE™ Instruction Set
    • IEEE Std 1149.1-1990 Required Instructions, Optional INTEST, and P1149.1A CLAMP and HIGHZ
    • Parallel Signature Analysis (PSA) at Inputs With Masking Option
    • Pseudorandom Pattern Generation (PRPG) From Outputs
    • Sample Inputs/Toggle Outputs (TOPSIP)
    • Binary Count From Outputs
    • Device Identification
    • Even-Parity Opcodes

SCOPE, UBT, and Widebus are trademarks of Texas Instruments.

下面可能是您感兴趣的TI公司边界扫描(JTAG)逻辑元器件
  • DS26F32M - Quad Differential Line Receivers
  • LMK04010 - 具有级联 PLL 的低噪声时钟抖动清洁器
  • TPS60123 - 稳压 3.3V 高功率充电泵 DC/DC 转换器
  • SN65LVELT22 - 3.3V 双路 LVTTL 至差动 LVPECL 转换器
  • SN54LS02-SP - 四路 2 输入正与非门
  • LP2982 - 采用 SOT-23 封装的微功耗 50 mA 超低压降稳压器
  • THS1207 - 12 位,6MSPS 同步采样四通道 ADC;包括并行 DSP/uP I/F 通道自动扫描
  • LMK03200 - 具有集成 VCO 的精密 0 延迟时钟调节器
  • ADC12081 - 具有内部采样和保持功能的 12 位、5 MHz 自校准、管道 A/D 转换器
  • DS3695A - 多点 RS485/RS422 收发器
  • 节约时间成本,提高采购效率,TI官网授权代理
    TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
    TI公司产品现货专家,订购TI公司产品不限最低起订量,TI产品大陆现货即时发货,香港库存3-5天发货,海外库存7-10天发货
    寻找全球TI代理商现货货源 - TI公司(德州仪器)电子元件在线订购