

- MSP430F1101AIDW - 集成电路(IC) > 嵌入式 > 微控制器
- SN74LV541ATNSG4 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- AMC1305L25DWR - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- BQ24314ADSGT - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- THS4150CDGNR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM4879MMX/NOPB - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- DS9638CN - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TLV2470IPG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- INA180A3IDBVT - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LMR14030SQDPRRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- BQ771604DPJT - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- THS4141ID - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TLV62585PDRLT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS71818-33DRVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- JM38510/00502BCA - 集成电路(IC) > 逻辑 > 门和反相器
- SN74HC541NE4 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- LV24EVK01/NOPB - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- LM4050BEM3-2.5/NOPB - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- TMS320F28379DPTPS - 集成电路(IC) > 嵌入式 > 微控制器
- LT1013TDJ2 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器



SN74LV166A - 8 位并联负载移位寄存器
SN74LV166A是TI德州仪器公司的一款移位寄存器产品,SN74LV166A是8 位并联负载移位寄存器,本站介绍了SN74LV166A的封装应用图解、特点和优点、功能等,并给出了与SN74LV166A相关的TI元器件型号供参考。
SN74LV166A - 8 位并联负载移位寄存器 - 移位寄存器 - 触发器/锁存器/寄存器 - 德州仪器
The 'LV166A devices are 8-bit parallel-load shift registers, designed for 2-V to 5.5-V VCC operation.
The 'LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear (CLR\) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD\) input. When high, SH/LD\ enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR\ overrides all other inputs, including CLK, and resets all flip-flops to zero.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
- 2-V to 5.5-V VCC Operation
- Max tpd of 10.5 ns at 5 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C
- Ioff Supports Partial-Power-Down-Mode Operation
- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- SN65LVDS100 - 2Gbps LVDS/LVPECL/CML 至 LVDS 中继器/转换器
- LM4041C - 可调节精密微功耗并联电压参考,0.5% 精确度
- LM27403 - 具有温度补偿 DCR 电流感应的高性能同步降压控制器
- DCP020515D - 微型 2W 隔离未稳压 DC/DC 转换器
- TAS5411-Q1 - TAS5411-Q1 具有负载突降和 I2C 诊断功能的 8W 单声道汽车类数字音频放大器
- TPS650860 - TPS65086xx 用于 2S 和 3S 锂离子电池供电设备的可配置多电源轨 PMU
- SN74ALVCH16820 - 具有双路输出和三态输出的 3.3V 10 位触发器
- DS36C280 - 受控制的转换率 CMOS TIA/EIA-485 收发器
- TLC320AC02 - 单通道编解码器 - 带宽独立于采样速率
- LM3495 - 用于低输出电压的仿真峰值电流模式降压控制器



