

- SN74LVC1T45DBVRE4 - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- AMC1305L25DWR - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- TMUX7219DGKRQ1 - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- LM358H/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74AHC14PWRG4 - 集成电路(IC) > 逻辑 > 门和反相器
- TMS320C6727ZDH300 - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- CY74FCT163543CPAC - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- OPA241UA - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- OPA2830IDRG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TWL6030B1ADCMRR - 集成电路(IC) > 电源管理(PMIC) > 电源管理 - 专用
- TLVH431BQPKG3 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- TLV2455AIDR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN65C3232DW - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- LM3370SD-3806/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- CD74ACT08M - 集成电路(IC) > 逻辑 > 门和反相器
- ISO6721RFBQDRQ1 - 隔离器 > 数字隔离器
- SN74HCS237PWR - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- UCC27289DRMR - 集成电路(IC) > 电源管理(PMIC) > 全半桥驱动器
- SN74AUC2G126DCTR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TPS75105YFFR - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器



SN74LV166A - 8 位并联负载移位寄存器
SN74LV166A是TI德州仪器公司的一款移位寄存器产品,SN74LV166A是8 位并联负载移位寄存器,本站介绍了SN74LV166A的封装应用图解、特点和优点、功能等,并给出了与SN74LV166A相关的TI元器件型号供参考。
SN74LV166A - 8 位并联负载移位寄存器 - 移位寄存器 - 触发器/锁存器/寄存器 - 德州仪器
The 'LV166A devices are 8-bit parallel-load shift registers, designed for 2-V to 5.5-V VCC operation.
The 'LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear (CLR\) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD\) input. When high, SH/LD\ enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR\ overrides all other inputs, including CLK, and resets all flip-flops to zero.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
- 2-V to 5.5-V VCC Operation
- Max tpd of 10.5 ns at 5 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C
- Ioff Supports Partial-Power-Down-Mode Operation
- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- CD54HCT4020 - 高速 CMOS 逻辑 14 级二进制计数器
- DS125DF410 - DS125RT410、DS125DF410 低功耗多速率四通道重定时器
- SN54S20 - 双路 4 输入正与非门
- TXS02326A - 具有自动检测的双电源 2:1 SIM 卡多路复用器/转换器
- CD4011B - CMOS 四路 2 输入与非门
- CD40160B - 具有异步清零功能的 CMOS 同步可编程 4 位十进制计数器
- ADS8317 - 16 位、准双极、全差动输入、250kSPS 串行输出、2.7V 到 5.5V 微功耗采样 ADC
- TPS8268120 - 1.6A、高效 MicroSiP? 降压转换器模块
- RM48L952 - 16/32-Bit RISC Flash Microcontroller
- TPS92001 - 用于 LED 照明、具有 10V 启动阈值的通用 PWM 控制器



