• Qualified for Automotive Applications
• Very Low Power Consumption
  • 1 mW (Typical) at VDD = 5 V
• Capable of Operation in Astable Mode
• CMOS Output Capable of Swinging Rail to Rail
• High-Output-Current Capability
  • Sink 100 mA (Typical)
  • Source 10 mA (Typical)
• Output Fully Compatible With CMOS, TTL, and MOS
• Low Supply Current Reduces Spikes During Output Transitions
• Single-Supply Operation From 2V to 15V
• Functionally Interchangeable With the NE555; Has Same Pinout

• Precision Timing
• Pulse Generation
• Sequential Timing
• Time Delay Generation
• Pulse Width Modulation
• Pulse Position Modulation
• Linear Ramp Generators
• Automotive Lamp/LED Lighting
• Telematics

The TLC555-Q1 is a monolithic timing circuit fabricated using the TI LinCMOS™ process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power-supply voltage.

Like the NE555, the TLC555-Q1 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT).

When the trigger input (TRIG) falling below the trigger level sets the flip-flop, and the output goes high. Having TRIG above the trigger level and the threshold input (THRES) above the threshold level resets the flip-flop, and the output is low. The reset input (RESET) can override all other inputs, and a possible use is to initiate a new timing cycle. RESET going low resets the flip-flop, and the output is low. Whenever the output is low, a low-impedance path exists between the discharge terminal (DISCH) and GND. Tie all unused inputs to an appropriate logic level to prevent false triggering.